real vref = 1.2 ; integer state ;
analog begin @(initial_step) state = 0 ; smac 2.7
// Hysteretic comparator with built-in breakpoint if (V(vout) < vref - 10m) state = 1 ; else if (V(vout) > vref + 10m) state = 0 ; real vref = 1